Search
Search results
-
EMAC32 - Wishbone 32-bit Ethernet Media Access Controller
Figure 1. EMAC32 - Wishbone 32-bit Ethernet Media Access Controller. The 32-bit Ethernet ... Memory Layout of Receive and Transmit Buffers Interrupts Wishbone Communications - 32-bit Processor to Slave ...
admin - 11/06/2013 - 09:09
-
EMAC32 - Wishbone 32-bit Ethernet Media Access Controller
Figure 1. EMAC32 - Wishbone 32-bit Ethernet Media Access Controller. The 32-bit Ethernet ... Memory Layout of Receive and Transmit Buffers Interrupts Wishbone Communications - 32-bit Processor to Slave ...
admin - 09/13/2017 - 15:32
-
EMAC32 - Interrupts
... for further processing. Only in exceptional cases are the interrupts useful, for example when there are errors in the Receiver or ... causes are automatically cleared (e.g. receiver lack-of-space) or need to be cleared by setting a bit in the RX_CMD or TX_CMD ...
admin - 11/06/2013 - 09:09
-
EMAC32 - Interrupts
... for further processing. Only in exceptional cases are the interrupts useful, for example when there are errors in the Receiver or ... causes are automatically cleared (e.g. receiver lack-of-space) or need to be cleared by setting a bit in the RX_CMD or TX_CMD ...
admin - 09/13/2017 - 15:32
-
EMAC32 - Pin Description
The following pin description is for the EMAC32 when used on the schematic. In an OpenBus System, although the same ... are present, the abstract nature of the system hides the pin-level Wishbone interfaces. The external interface signals will be made ... or Transmitter. The corresponding enable bits for these interrupts can be found in the RX_INT and TX_INT registers respectively. The ...
admin - 11/06/2013 - 09:09
-
EMAC32 - Pin Description
The following pin description is for the EMAC32 when used on the schematic. In an OpenBus System, although the same ... are present, the abstract nature of the system hides the pin-level Wishbone interfaces. The external interface signals will be made ... or Transmitter. The corresponding enable bits for these interrupts can be found in the RX_INT and TX_INT registers respectively. The ...
admin - 09/13/2017 - 15:32
-
EMAC32 - Accessible Internal Registers
... The following sections detail the internal registers for the EMAC32 Controller, accessible from the host processor. Receiver Command ... Write Value after Reset: 00000000h This 32-bit register is used to control the Receiver. Table 1. The RX_CMD ...
admin - 11/06/2013 - 09:09
-
EMAC32 - Accessible Internal Registers
... The following sections detail the internal registers for the EMAC32 Controller, accessible from the host processor. Receiver Command ... Write Value after Reset: 00000000h This 32-bit register is used to control the Receiver. Table 1. The RX_CMD ...
admin - 09/13/2017 - 15:32
-
Release Notes for the Summer 09 Service Pack 3 Release of Altium Designer
... 9.2.0.18802) FPGA Support for Xilinx Virtex-6 devices has been added. Support for Xilinx Spartan-3A, Spartan-3ADSP ... Embedded Improved interrupt handling in the EMAC32 driver, reducing the number of interrupts to be dealt with. LWIP ...
admin - 11/06/2013 - 09:29
-
Release Notes for the Summer 09 Service Pack 3 Release of Altium Designer
... 9.2.0.18802) FPGA Support for Xilinx Virtex-6 devices has been added. Support for Xilinx Spartan-3A, Spartan-3ADSP ... Embedded Improved interrupt handling in the EMAC32 driver, reducing the number of interrupts to be dealt with. LWIP ...
admin - 09/13/2017 - 15:32