Search
Search results
-
VHDL Synthesis Reference
... between statements by signals ; an assignment to a signal ( <= ) implies a driver. A signal can be thought of as a physical ... be produced. For subtypes, checking and overloading use the base type of the subtype. Each subtype declaration defines a subset of its ...
admin - 11/06/2013 - 09:09
-
Signal Base Value
Rule category : Signal Integrity Rule classification : Unary Summary ... level that a signal can settle to in the low state (the base value) Constraints Default constraints for the Signal Base ...
admin - 02/27/2014 - 12:04
-
Performing Signal Integrity Analyses
This tutorial looks at performing Signal Integrity (SI) analyses. It covers setting up design parameters like ... Model dialog. Note that any changes here will override the base technology for the component. Importing IBIS Files Another ...
admin - 11/16/2015 - 04:41
-
Digital SimCode Reference
... SPICE instructions. For this reason Altium Designer's Mixed-Signal Circuit Simulator includes a special descriptive language that allows ... LOG10 log base 10 X= (LOG10(0.1)); SIN ...
admin - 03/04/2014 - 00:51
-
Signal Base Value
Rule category : Signal Integrity Rule classification : Unary Summary ... level that a signal can settle to in the low state (the base value) Constraints Default constraints for the Signal Base ...
admin - 09/13/2017 - 15:32
-
Performing Signal Integrity Analyses
This tutorial looks at performing Signal Integrity (SI) analyses. It covers setting up design parameters like ... Model dialog. Note that any changes here will override the base technology for the component. Importing IBIS Files Another ...
admin - 09/13/2017 - 15:32
-
VHDL Synthesis Reference
... between statements by signals ; an assignment to a signal ( <= ) implies a driver. A signal can be thought of as a physical ... be produced. For subtypes, checking and overloading use the base type of the subtype. Each subtype declaration defines a subset of its ...
admin - 09/13/2017 - 15:32
-
Tutorial - Integrating MCAD Objects and PCB Designs
... 2 (2D), 3 (3D)]. Select the multivibrator_base.step file and click OK . The model appears attached to the cursor, ... as we do not want to compromise any objects placed on signal layers. Select Place » Line [shortcut: P , L ...
admin - 07/14/2014 - 07:17
-
TSK3000A Special Function Registers
... Yes Yes $2 Time Base Low TBLO Least significant 32-bits of the 64-bit time ... transfer cycle terminated normally, with an acknowledge signal received from the addressed slave device (within 4096 cycles of CLK_I ...
admin - 11/06/2013 - 09:09
-
Signal Integrity Rules
... Parent page: Design Rules Reference Signal Stimulus Overshoot - Falling Edge Overshoot - Rising ... Impedance Signal Top Value Signal Base Value Flight Time - Rising Edge Flight Time - Falling ...
admin - 03/12/2015 - 03:13