Search
Search results
-
WB_I2CM - Wishbone I2C Master Controller
Figure 1. WB_I2CM - Wishbone I2C Master Controller. The I2C Master Controller component ... Operational Overview Block Diagram Accessible Internal Registers Defining the Frequency of SCLK ...
admin - 11/06/2013 - 09:09
-
WB_I2CM - Wishbone I2C Master Controller
Figure 1. WB_I2CM - Wishbone I2C Master Controller. The I2C Master Controller component ... Operational Overview Block Diagram Accessible Internal Registers Defining the Frequency of SCLK ...
admin - 09/13/2017 - 15:32
-
WB_I2CM - Accessible Internal Registers
... The following sections detail the internal registers for the WB_I2CM that can be accessed from the host processor. Control Register ... rd wr iack ien - Table 2. The CONTROL register bit functions. ...
admin - 11/06/2013 - 09:09
-
WB_I2CM - Accessible Internal Registers
... The following sections detail the internal registers for the WB_I2CM that can be accessed from the host processor. Control Register ... rd wr iack ien - Table 2. The CONTROL register bit functions. ...
admin - 09/13/2017 - 15:32
-
WB_I2CM - Block Diagram
Figure 1 shows a high-level block diagram for the WB_I2CM component. Figure 1. ... WB_I2CM that can be accessed from the host processor, see Accessible Internal Registers . ...
admin - 11/06/2013 - 09:09
-
WB_I2CM - Block Diagram
Figure 1 shows a high-level block diagram for the WB_I2CM component. Figure 1. ... WB_I2CM that can be accessed from the host processor, see Accessible Internal Registers . ...
admin - 09/13/2017 - 15:32
-
WB_I2CM - Host to Controller Communications
Communications between a 32-bit host processor and the WB_I2CM are carried out over a standard Wishbone bus interface. For a generic ... Host and Controller for writing to/reading from the accessible internal registers , see Wishbone Communications - 32-bit ...
admin - 11/06/2013 - 09:09
-
WB_I2CM - Host to Controller Communications
Communications between a 32-bit host processor and the WB_I2CM are carried out over a standard Wishbone bus interface. For a generic ... Host and Controller for writing to/reading from the accessible internal registers , see Wishbone Communications - 32-bit ...
admin - 09/13/2017 - 15:32
-
WB_I2CM - Defining the Frequency of SCLK
The I2C Master Controller incorporates a 16-bit internal register, CLKDIV, whose stored value is used to scale the frequency of ... register is further sub-divided into two 8-bit registers accessible by the host processor – CLOCK0 (low 8 bits) and CLOCK1 (high 8 ...
admin - 11/06/2013 - 09:09
-
WB_I2CM - Defining the Frequency of SCLK
The I2C Master Controller incorporates a 16-bit internal register, CLKDIV, whose stored value is used to scale the frequency of ... register is further sub-divided into two 8-bit registers accessible by the host processor – CLOCK0 (low 8 bits) and CLOCK1 (high 8 ...
admin - 09/13/2017 - 15:32